This paper presents a quadrature injection locked frequency divider (ILFD) employing tunable active inductors (TAIs), which are used is to extend the locking range and to reduce die area. The CMOS ILFD is based on a new quadrature voltage-controlled oscillator (VCO) with cross-coupled switching pairs and TAI-C tanks, and was fabricated in the 0.18-µm 1P6M CMOS technology. The divide-by-2 LC-tank ILFD is performed by adding injection MOSFETs between the differential outputs of the VCO. Measurement results show that at the supply voltage of 1.8 V, the divider free-running frequency is tunable from 1.34 GHz to 3.07 GHz, and at the incident power of 0 dBm the locking range is about 6 GHz (137%), from the incident frequency 1.37 GHz to 7.38 GHz. The core power consumption is 22.8 mW. The die area is 0.63 × 0.55 mm 2 . key words: CMOS, quadrature injection-locked frequency divider, locking range, tunable active inductor
Introduction
With the increasing demands on high data-rate communication services, the development of high-speed mixed signal integrated circuits has attracted great attention in recent years. As one of the key components in high-speed systems, the frequency divider (FD) is widely used for applications in frequency synthesizers and signal generators. FDs take a periodic input signal and generate a periodic output signal at a frequency that is a fraction of the input signal. There are several existing topologies for frequency dividers such as current-mode logic (CML) [1] , dynamic logic [2] , injection locked oscillators, and Miller divider [3] . Each method has its own advantages and disadvantages. Among these, the frequency divider utilizing an LC resonator is the most suitable for high frequency operation [4] .
At low GHz range, using passive inductor results in large chip area and increases the cost of production. In order to lower the product cost, the passive inductor can be replaced by active inductor. Recently, active inductors have been used to design wide-band voltage controlled oscillators (VCOs) [5] - [8] , which are the core used to design an injection locked frequency divider (ILFD). However, the design of ILFD with active inductor has not been studied in literature. This paper presents an injection locked frequency divider designed with active inductors to lower the chip area. The proposed ILFD has a wide locking range and quadrature outputs. The combination of a master voltage controlled oscillator and a slave quadrature injection frequency divider can be used as a frequency conversion scheme in a direct conversion transceiver that requires quadrature local oscillator signals for image rejection [9] .
Circuit Design
The operating principle of a tunable active inductor (TAI) FD is shown in Fig. 1(a) , where the LC-tank is composed of a tunable active inductor and an equivalent capacitor Cdb.
The capacitor Cdb consists of the parasitic drain-to-body capacitors of M5, M7, Minj, M6 and M8, and the interconnect capacitors for the signal lines of M1, M5 and M7 (M2, M6 and M8). Because of the parasitic interconnect capacitance is smaller than the MOSFETs, the parasitic capacitors of MOSFETs determine the oscillator resonance frequency. The negative conductance is employed to compensate for the loss from the LC-tank. Since the equivalent inductance of an active inductor can be tuned over a wide range, the locking range can be very large. The complete schematic of the FD including all on-chip components is shown in Fig. 1(b) . The two-ports differential tunable active inductor is implemented by transistors M1-M6 and an injection MOS Minj. As for the loss compensation, an nMOS cross-coupled pair (M7, M8) is used to provide the negative conductance. An effective way for the inductance tuning is to vary the drain conductance of M3 by the gate voltage, Vtune, which is used as the control bias for the tunable active inductor. The bias Vinj of Minj also can be used to control the operation frequency as explained later. The additional role of injection MOS Minj is to couple the external injection signal to the LC resonator. 
and
Equation (1) indicates L eq is not a function of channel resistance R m , however, the control bias of Minj can be used to vary the oscillation frequency because Minj changes the bias of the active inductor and the small-signal circuit elements Fig. 3 is designed based on the differential VCO circuit shown in Fig. 1(b) . This is done by using four coupling transistors M9, M10, M19 and M20, which also give directivity to the output quadrature phases, where the sources and drains of Minj transistors are connected to the drain nodes of switching MOS pairs in QVCO. The injection mechanism is basically a direct injection technique proposed in [4] . Therefore, a similar principle can be used to explain the operation principle of injection. The gate bias Vtune of M3, M4 and M13, M14 and the gate bias Vinj of Minj can be used to control the inductance. In order to drive 50 Ω test systems such as a spectrum analyzer, we adopt an inverter buffer amplifier. Differential injection signals are applied to the gates of the two injection transistors Minj.
Measurement and Discussion
The proposed circuit has been designed and implemented in the TSMC triple-well 0.18 µm CMOS technology. The effects of process, temperature and voltage for locking range have been simulated. The process offers three corner cases (slow, typical, fast) for simulation, the locking range in the fast corner case is the largest. When the temperature increases, the locking range becomes smaller. When the supply voltage is increased, the locking range becomes wider. Figure 4 shows the photo of the fabricated chip. The chip area is 0.63 × 0.55 mm 2 including pads. An Agilent E4407B spectrum analyzer and Agilent 83752B signal source were used to characterize the phase noise and locking range performance of the ILFD. The measured tuning range of the free-running ILFD, from 1.34 GHz to 3.07 GHz, is shown in Fig. 5 . As the gate voltage of the transistor M3 (i.e., Vtune) increases, the g ds3 decreases and the inductance increases, therefore the oscillation frequency decreases. Figure 6 shows the measured relationship between input sensitivity and operating frequency of the divide-by-2 frequency divider under the condition of Vtune = 0.6, 0.7, 0.8 and 0.9 V and Vdd = 1.8 V, with a total locking range from 1.83 to 6.79 GHz. At Vtune =0.8 V, the current and power consumption of the core are 12.7 mA and 22.8 mW, respectively. The injection signal power is evaluated at the chip bonding pad to complete the performance measurement for this work. Figure 7 shows the measured phase noise of the freerunning, injection signal and injection-locked oscillator outputs in the ÷2 mode. The phase noise of free-running ILFD at 1 MHz offset is about −99.78 dBc/Hz. After external power injection at 0 dBm, the ILFD phase noise is about −132.04 dBc/Hz in the ÷2 mode. The phase noise of ÷2ILFD is lower than that of the free-running ILFD by 32.26 dB. The phase noise of the locked ILFD is set by the noise of the injection signal for low frequency offset from the carrier, while being dominated by the divider noise at the frequency offset larger than 3 MHz [10] . Figure 8 shows the measured output frequency of the free running ILFD versus injection bias Vinj at two tuning voltages. The free-running ILFD oscillation frequency is Vinj-dependent. The measured data shows that as Vinj increases, the oscillation frequency decreases. At low Vinj, the injection MOSFETs are off, therefore they are used as high impedance loads. At high Vinj, Minj transistors are on. The active inductance equation is still given by the L eq in Eq. (1). However, the values of small-signal parameters change, therefore the free running ILFD frequency varies. If Vinj is too large, the differential outputs of VCO are shortcircuited, the function of ILFD is inhibited. The turn-on of Minj leads to that the output voltages can not be pulled down to ground Vss because there is a current flowing from one high voltage VCO output node through the injection MOS to the low voltage VCO output node, and larger Vinj results in smaller voltage swing. Due to the dc offset voltage Vinj present at the gates of injectors, the output voltage swing can be changed and the free running ILFD oscillation frequency ( f o ) is affected by this offset voltage, which can be used to tune the locking range. As Vinj increases, the measured f o decreases in the proposed active-inductor ILFD circuit. Figure 9 shows the measured relationship between input sensitivity and operating frequency of the divide-by-2 frequency divider under the condition of Vinj = 0.6, 0.9, 1.2, 1.5 and 1.6 V and Vdd = 1.8 V, with a total locking range from 1.37 to 4.4 GHz. This figure shows that the proposed ILFD can be extended to a lower frequency region by increasing Vinj. Figure 10 shows the measured relationship between input sensitivity and operating frequency of the divide-by-2 frequency divider under the condition of Vinj = 0.6, 0.9, 1.2, 1.5 and 1.8 V, with a total locking range from 3.08 to 7.38 GHz. The locking range is a function of both Vtune and Vinj, Vtune could effect the dc voltage distribution and output amplitude, and Vinj might influence the locking range. In application, the causes of output amplitude and locking range can be used to determine the values of Vtune and Vinj. Figure 11 shows the measured output spectra of the divider before and after the locked conditions in the ÷2mode. The locked output spectrum is sharper and shows a lower phase noise. Figure 12 shows the measured time-domain output waveforms from output buffers of free-running ILFD by using the Agilent 54855A Infiniium oscilloscope. The output phase error between in phase and quadrature output is 0.5
• introduced partly by cables, connectors, and mismatch of on-chip devices. Figure 13 shows the measured timedomain output waveforms from output buffers of locked ILFD. The output phase error between in-phase and quadrature outputs is 0.5
• . The I/Q channel output signal amplitude has a mismatch in time domain, this may be due to asymmetric parasitic capacitors between interconnects. Table 1 is the performance summary of the fabricated TAI ILFD.
Conclusion
A new divide-by-2 frequency divider circuit with tunable active inductor and quadrature outputs has been proposed and implemented in the 0.18 µm 1P6M CMOS technology. The ILFD uses tunable active inductor with two tuning biases to extend the locking range and to save die area. The die area is 0.63 × 0.55 mm 2 . The implemented ILFD core consumes power of 22.8 mW at the supply voltage of 1.8 V, and at the incident power of 0 dBm the locking range is from 1.37 GHz to 7.38 GHz. At the tuning voltage of 0.6 V, the measured phase noise of free running ILFD is about −99.78 dBc/Hz at 1 MHz offset frequency from 3.07 GHz and the phase noise of the locked ILFD is about −132.04 dBc/Hz, while the input signal is with a power of 0 dBm.
